Applicant: Adiletta et al. Attorney's Docket No.: 10559-075002
Serial No.: 10/615,500 Intel Docket No.: P7567C

Filed : 7/8/2003

Page: 2

CLAIM LISTING

This listing of claims will replace all prior versions, and listings, of claims in the

application:

36. (Currently Amended) A processor chip, comprising:

a Reduced Instruction Set Computer (RISC) core; and

multiple multi-threaded programmable units communicatively coupled with the

Reduced Instruction Set Computer core, each of the respective multiple multi-threaded

programmable units comprising a control store, an arithmetic logic unit, and storage for

multiple program counters associated with the multiple threads executed by the

respective multi-threaded programmable unit, each of the multi-threaded programmable

units having logic to re-enable availability for execution of a swapped out one of multiple

threads in response to a signal associated with a memory reference issued by the

thread.

37. (Original). The processor chip of claim 36,

wherein each of the multiple multi-threaded programmable units comprises a

programmable unit having a multi-stage instruction pipeline.

38. (Currently Amended) A method, comprising:

Applicant: Adiletta et al.

Serial No.: 10/615,500

Attorney's Docket No.: 10559-075002

Intel Docket No.: P7567C

Filed : 7/8/2003

Page: 3

providing instructions for execution by a processor chip, the processor chip comprising:

a Reduced Instruction Set Computer (RISC) core; and multiple multi-threaded programmable units, each of the respective multiple multi-threaded programmable units comprising a control store, an arithmetic logic unit, and storage for multiple program counters associated with the multiple threads executed by the respective multi-threaded programmable unit, each of the multi-threaded programmable units having logic to re-enable availability for execution of a swapped out one of multiple threads in response to a signal associated with a memory reference issued by the thread;

wherein at least some of the instructions comprise instructions to handle network protocol data path operations for execution as threads by the multiple multi-threaded programmable units.

- 39. (Original) The method of claim 38, wherein at least some of the instructions comprise instructions to handle network protocol exception packets by the Reduced Instruction Set Computer (RISC) core.
 - 40. (Currently Amended) A processor chip, comprising:

multiple multi-threaded programmable units, each of the respective multiple multi-threaded programmable units comprising a control store, an arithmetic logic unit, and storage for multiple program counters associated with the multiple threads

Applicant: Adiletta et al. Serial No.: 10/615 500

Serial No. : 10/615,500 Filed : 7/8/2003

Page: 4

Attorney's Docket No.: 10559-075002

Intel Docket No.: P7567C

executed by the respective multi-threaded programmable unit, each of the multi-threaded programmable units having logic to re-enable availability for execution of a swapped-out one of multiple threads in response to a signal associated with a memory reference issued by the thread.

41. (Original). The processor chip of claim 40, further comprising a Reduced Instruction Set Computer (RISC) core.

42. (New). The processor chip of claim 40, wherein each of the multi-threaded programmable units comprises a unit having a context switch instruction for inclusion in program instructions executed by the unit.